Wafer-Level Chip Scale Packages: Reliability and Validation Testing Using Simulation Methodology
October 8, 2018
SEMI spoke with Balaji Nandhivaram Muthuraman, Package and Material Simulation engineer at Dialog Semiconductor, about the state of reliability testing for wafer-level chip scale packages ahead of his presentation at the Advanced Packaging Conference